Approval Sheet

Customer	
Product Number	M4SI-2GSVZCRG-F
Module speed	PC4-2133
Pin	260 pin
CI-tRCD-tRP	15-15-15
Operating Temp	0°C~85℃
Date	20 th August 2020

The Total Solution For Industrial Flash Storage

Rev 1.0

1. Features

Key Parameter

Industry	Speed	Da	ta Rate MT/	s	CL	tRCD	tRP	
Nomenclature	Grade	CL=11	CL=13	CL=15	UL	IKCD	ικΓ	
PC4-2133	R	1600	1866	2133	15	15	15	

- JEDEC Standard 260-pin Small Outline Dual In-Line Memory Module
- Intend for PC4-2133 applications
- Inputs and Outputs are SSTL-12 compatible
- VDD=VDDQ= 1.2 Volt (1.14V~1.26V)
- VPP=2.5 Volt (2.375V~2.75V)
- VDDSPD=2.2-3.6V
- Low-Power auto self-refresh (LPASR)
- SDRAMs have 8 internal banks for concurrent operation (2 Bank Group of 4 banks each)
- Normal and Dynamic On-Die Termination for data, strobe and mask signals.
- Data bus inversion (DBI) for data bus

- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the MRS
- Selectable BC4 or BL8 on-the fly (OTF)
- Golden Connector
- Fly-By topology
- Terminated control, command and address bus
- Programmable /CAS Latency:
- 10,11,12,13,14,15,16
- On-die VREFDQ generation and Calibration
- On-Board EEPROM
- RoHS and Halogen free (Section 11)

2. Ordering Information

DDR4 SODIMM							
Part Number	Density	Speed	DIMM	Number of	Number	ECC	
Fait Number	Density	Opeeu	Organization	DRAM	of rank	LCC	
M4SI-2GSVZCRG-F	2GB	PC4-2133	256Mx64	4	1	Ν	

Rev 1.0



Pin Configurations (Front side/Back side) 3.

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	VSS	2	VSS	67	DQ29	68	VSS	133	A1	134	EVENT_n, NF	199	DM5_n/ DBI5_n	200	DQS5_t
3	DQ5	4	DQ4	69	VSS	70	DQ24	135	VDD	136	VDD	201	VSS	202	VSS
5	VSS	6	VSS	71	DQ25	72	VSS	137	CK0_t	138	CK1_t/NF	203	DQ46	204	DQ47
7	DQ1	8	DQ0	73	VSS	74	DQS3_c	139	CK0_c	140	CK1_c/NF	205	VSS	206	VSS
9	VSS	10	VSS	75	DM3_n/ DBI3_n	76	DQS3_t	141	VDD	142	VDD	207	DQ42	208	DQ43
11	DQS0_c	12	DM0_n/ DBI0_n	77	VSS	78	VSS	143	PARITY	144	A0	209	VSS	210	VSS
13	DQS0_t	14	VSS	79	DQ30	80	DQ31	145	BA1	146	A10/AP	211	DQ52	212	DQ53
15	VSS	16	DQ6	81	VSS	82	VSS	147	VDD	148	VDD	213	VSS	214	VSS
17	DQ7	18	VSS	83	DQ26	84	DQ27	149	CS0_n	150	BA0	215	DQ49	216	DQ48
19	VSS	20	DQ2	85	VSS	86	VSS	151	WE_n/ A14	152	RAS_n/ A16	217	VSS	218	VSS
21	DQ3	22	VSS	87	CB5/NC	88	CB4/NC	153	VDD	154	VDD	219	DQS6_c	220	DM6_n/ DBI6_n
23	VSS	24	DQ12	89	VSS	90	VSS	155	ODT0	156	CAS_n/ A15	221	DQS6_t	222	VSS
25	DQ13	26	VSS	91	CB1/NC	92	CB0/NC	157	CS1_n	158	A13	223	VSS	224	DQ54
27	VSS	28	DQ8	93	VSS	94	VSS	159	VDD	160	VDD	225	DQ55	226	VSS
29	DQ9	30	VSS	95	DQS8_c	96	DM8_n/ DBI8_n/NC	161	ODT1	162	C0/ CS2_n/NC	227	VSS	228	DQ50
31	VSS	32	DQS1_c	97	DQS8_t	98	VSS	163	VDD	164	VREFCA	229	DQ51	230	VSS
33	DM1_n/DBI1_n	34	DQS1_t	99	VSS	100	CB6/NC	165	C1, CS3_n, NC	166	SA2	231	VSS	232	DQ60
35	VSS	36	VSS	101	CB2/NC	102	VSS	167	VSS	168	VSS	233	DQ61	234	VSS
37	DQ15	38	DQ14	103	VSS	104	CB7/NC	169	DQ37	170	DQ36	235	VSS	236	DQ57
39	VSS	40	VSS	105	CB3/NC	106	VSS	171	VSS	172	VSS	237	DQ56	238	VSS
41	DQ10	42	DQ11	107	VSS	108	RESET_n	173	DQ33	174	DQ32	239	VSS	240	DQS7_c
43	VSS	44	VSS	109	CKE0	110	CKE1	175	VSS	176	VSS	241	DM7_n/ DBI7_n	242	DQS7_t
45	DQ21	46	DQ20	111	VDD	112	VDD	177	DQS4_c	178	DM4_n/ DBI4_n	243	VSS	244	VSS
47	VSS	48	VSS	113	BG1	114	ACT_n	179	DQS4_t	180	VSS	245	DQ62	246	DQ63
49	DQ17	50	DQ16	115	BG0	116	ALERT_n	181	VSS	182	DQ39	247	VSS	248	VSS
51	VSS	52	VSS	117	VDD	118	VDD	183	DQ38	184	VSS	249	DQ58	250	DQ59
53	DQS2_c	54	DM2_n/ DBI2_n	119	A12	120	A11	185	VSS	186	DQ35	251	VSS	252	VSS
55	DQS2_t	56	VSS	121	A9	122	A7	187	DQ34	188	VSS	253	SCL	254	SDA
57	VSS	58	DQ22	123	VDD	124	VDD	189	VSS	190	DQ45	255	VDDSPD	256	SA0
59	DQ23	60	VSS	125	A8	126	A5	191	DQ44	192	VSS	257	VPP	258	VTT
61	VSS	62	DQ18	127	A6	128	A4	193	VSS	194	DQ41	259	VPP	260	SA1
63	DQ19	64	VSS	129	VDD	130	VDD	195	DQ40	196	VSS				
65	VSS	66	DQ28	131	A3	132	A2	197	VSS	198	DQS5_c				
2. Addre															

RAS_n is a multiplexed function with A16.
 CAS_n is a multiplexed function with A15.
 WE_n is a multiplexed function with A14.

4. Architecture

Pin Definition

Pin Name	Description	Pin Name	Description			
A0-A16	SDRAM address bus	SCL	I ² C serial bus clock for SPD/TS			
BAO, BA1	SDRAM bank select	SDA	I ² C serial bus data line for SPD/TS			
BG0, BG1	SDRAM bank group select	SA0-SA2	I ² C slave address select for SPD/TS			
RAS_n ¹	SDRAM row address strobe	PARITY	SDRAM parity input			
CAS_n ²	SDRAM column address strobe	VDD	SDRAM I/O & core power supply			
WE_n ³ SDRAM write enable VPP SDRAM activating power supply						
CSO n CS1 n	Rank Select Lines	C0, C1	Chip ID lines for 3DS components			
CKEO, CKE1	SDRAM clock enable lines	VREFCA	SDRAM command/address reference supply			
ODT0, ODT1	SDRAM on-die termination control lines	VSS	Power supply return (ground)			
ACT_n	SDRAM activate	VDDSPD	Serial SPD/TS positive power supply			
DQ0–DQ63	DIMM memory data bus	ALERT_n	SDRAM ALERT_n			
CB0–CB7	DIMM ECC check bits (for x72 module)					
DQS0_t-DQS8_t	SDRAM data strobes (positive line of differential pair)	RESET_n	Set SDRAMs to a Known State			
DQS0_c–DQS8_c	SDRAM data strobes (negative line of differential pair)	EVENT_n	SPD signals a thermal event has occurred.			
	SDRAM data masks/data bus inversion (x8-based x72 DIMMs)	VTT	Termination supply for the Address, Command and Control bus			
	SDRAM clocks (positive line of differential pair)	NC	No connection			
CK0_c, CK1_c SDRAM clocks (negative line of differential pair)						
Note 1 RAS_n is a multiplexed function with A16.						
Note 2 CAS_n is a multiplexed function with A15.						
Note 3 WE_n is a m	nultiplexed function with A14.					

5. Function Block Diagram:

- (2GB, 1 Rank 256Mx16 DDR4 SDRAMs)



Note: 1. The ZQ ball on each DDR4 component is connected to an external $240\Omega \pm 1\%$ resistor that is tied to

ground. It is used for the calibration of the component's ODT and output driver.

Symbol	Pa	arameter	Rating	Units	Note
-		Normal Operating Temp.	0 to 85	°C	1,2
T _{OPER}	Operation Temperature	Extended Temp.	85 to 95	°C	1,3
T _{STG}	Storage Temperature		-55 to 100	°C	4,5
V _{IN} , V _{OUT}	Voltage on any pins rela	tive to Vss	-0.3 to +1.5	V	4
V _{DD}	Voltage on VDD supply	relative to Vss	-0.3 to +1.5	V	4,6
V _{DDQ}	Voltage on VDDQ supply	y relative to Vss	-0.3 to +1.5	V	4,6

6. SDRAM Absolute Maximum Ratings

Note:

1) Operating Temperature TOPER is the case surface temperature on the center/top side of the DRAM.

2) The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0-85°C under all operating conditions.

3) Some applications require operation of the Extended Temperature Range between 85°C and 95°C case temperature. Full

specifications are guaranteed in this range, but the following additional conditions apply:

a) Refresh commands must be doubled in frequency, therefore reducing the refresh interval tREFI to 3.9us.

b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual

Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b), in this case IDD6 current can be increased around 10~20% than normal Temperature range.

4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections

of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

5. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

6. VDD and VDDQ must be within 300 mV of each other at all times;and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV

7. Operating Condition

Symbol	Parameter	Min	Nom	Мах	Units	Notes
Vdd	Supply Voltage	1.14	1.2	1.26	V	1
Vpp	DRAM activating power supply	2.375	2.5	2.75	V	2
VREFCA(DC)	Input reference voltage command/ address bus	0.49 x Vdd	0.5 x Vdd	0.51 x Vdd	V	3
Vtt	Termination Voltage	0.49 × VDD	0.5 × VDD	0.51 × VDD	V	4

Note:

innodisk

1. VDDQ tracks with VDD; VDDQ and VDD are tied together.

2. VPP must be greater than or equal to VDD at all times.

3. VREFCA must not be greater than 0.6 x VDD. When VDD is less than 500mV, VREF may be less than or equal to 300mV.

4. VTT termination voltages in excess of the specification limit adversely affect the voltage margins of command and

address signals and reduce timing margins.

8. Operating, Standby, and Refresh Currents

- 2GB SODIMM (1 Rank 256Mx16 DDR4 SDRAMs)

Symbol	Prenegad Canditiana	Va	lue	Unito
Symbol	Proposed Conditions	IDD Max.	IPP Max.	Units
	Operating One Bank Active-Precharge Current (AL=0)CKE: High; External clock: On; tCK,			
	nRC, nRAS, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n:			
	Highbetween ACT and PRE; Command, Address, Bank Group Address, Bank Address			
IDD0	Inputs: partially toggling; Data IO: VDDQ; DM_n:stable at 1; Bank Activity: Cycling with one	168	12	mA
	bank active at a time: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode			
	Registers2;ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for			
	detail pattern			
	Operating One Bank Active-Precharge Current (AL=CL-1)	400	40	
IDD0A	AL = CL-1, Other conditions: see IDD0	180	12	mA
	Operating One Bank Active-Read-Precharge Current (AL=0)CKE: High;			
	External clock: On; tCK, nRC, nRAS, nRCD, CL: Refer to Component		12	
	Datasheet for detail pattern; BL: 81; AL: 0; CS_n: Highbetween ACT, RD and			
	PRE; Command, Address, Bank Group Address, Bank Address Inputs, Data	004		
IDD1	IO: partially toggling; DM_n: stableat 1; Bank Activity: Cycling with one bank	204	12	mA
	active at a time: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component			
	Datasheet for detail pattern			
	Operating One Bank Active-Read-Precharge Current (AL=CL-1)	040	40	
IDD1A	AL = CL-1, Other conditions: see IDD1	212	12	mA
	Precharge Standby Current (AL=0)CKE: High; External clock: On; tCK, CL:			
	Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at			
IDD2N	1; Command,Address, Bank Group Address, Bank Address Inputs: partially	70	0	
	toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banksclosed;	72	8	mΑ
	Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0;			
	Pattern Details: Refer to Component Datasheet for detail pattern			
	Precharge Standby Current (AL=CL-1)	70	0	~^^
IDD2NA	AL = CL-1, Other conditions: see IDD2N	76	8	mA

	Precharge Standby ODT Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
IDD2NT	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank		8	
	Group Address, Bank Address Inputs: partially toggling ; Data IO: VSSQ;	80		mA
	DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT:			
	Enabled in Mode Registers2; ODT Signal: toggling according ; Pattern Details:			
	Refer to Component Datasheet for detail pattern			
IDD2NL	Precharge Standby Current with CAL enabled	56	8	~^^
IDDZINL	Same definition like for IDD2N, CAL enabled3	50	o	mA
	Precharge Standby Current with Gear Down mode enabled	00	0	
IDD2NG	Same definition like for IDD2N, Gear Down mode enabled3	80	8	mA
	Precharge Standby Current with DLL disabled	00		<u>,</u>
IDD2ND	Same definition like for IDD2N, DLL disabled3	60	8	mA
	Precharge Standby Current with CA parity enabled		_	
IDD2N_par	Same definition like for IDD2N, CA parity enabled3	80	8	mA
	Precharge Power-Down Current CKE: Low; External clock: On; tCK, CL: Refer			
	to Component Datasheet for detail pattern; BL: 81; AL:0; CS_n: stable at 1;		12	
	Command, Address, Bank Group Address, Bank Address Inputs: stable at 0;	10		
IDD2P	Data IO: VDDQ; DM_n: stable at 1;	48		mA
	Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0			
	Precharge Quiet Standby Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,			
IDD2Q	Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO:	68	12	mA
	VDDQ; DM_n: stable at 1;Bank Activity: all banks closed;			
	Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0			
	Active Standby Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
IDD3N	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,			
	Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data			
	IO: VDDQ; DM_n: stable at 1;Bank Activity: all banks	112	8	mA
	open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable			
	at 0; Pattern Details:Refer to Component Datasheet			
	for detail pattern			

AL = 0.1-1, Other conditions: see IDD3NInterpretationInte	IDD3NA	Active Standby Current (AL=CL-1)	116	8	mA
IDDDPCKE: Low: External clock: On: ICK, CL: sRefer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Addrivs; all banks open; Output Buffer and RTT: Enabled in Mode Registera2; ODT Signal: stable at 0Add PABasemADeparting Burst Read Current CKE: High: External clock: On; ICK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; command, Address, Bank Group Address, Bank Address Inputs: partially toggling: Data IO: seamless read data burst with different data between one burst and the next one according ; DM_n: stable at 1; Bank Activity: all banks open; RD commands cycling through banks: 0.0.1,1,2,2 ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern58414mAIDD4RAOperating Burst Read Current (kL=CL-1) AL = CL-1, Other conditions: see IDD4R58014mAIDD4RBOperating Burst Read Current volfs, External clock: On; ICK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially roggling; Data IO: seamless write data burst with different data between one burst and the next one : DM_n: stable at 1; Bank Address Inputs: partially roggling; Data IO: seamless write data burst with different data between one burst and the next one : DM_n: stable at 1; Bank Address Inputs: partially roggling; Data IO: seamless write data burst with different data between one burst and the next one : DM_n: stable at 1; Bank Address; DM_n: stable at 1; Bank Address; Inputs: partially roggling; Data IO: seamless writ		AL = CL-1, Other conditions: see IDD3N			
IDD3Pdetail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDD0; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0P48mADearting Burst Read Current CKE: High; Extenal clock: On; CK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according ; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0.0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern58414mAIDD4RROperating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R58014mAIDD4RROperating Burst Read Current with Read DBI read DBI mabled. Other conditions: see IDD4R58014mAIDD4RROperating Burst Read Current (CKE: High; External clock: On; ICK, CL: Refer to Component Datasheet for detail pattern: Command, Address, Bank Address Inputs: partially toggling; Data IO: seamless wite data burst with different data between one burst and the next one : DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0.0,1,12,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component banks open, WR commands cycling through banks: 0.0,1,12,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT14mAIDD4WNAOperating B		Active Power-Down Current			
IDD3PAddress, Bank Group Address, Bank Address Inputs: stable at 0; Data ID; VDD0; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0648mAOperating Burst Read Current CKE: High; External clock: On; 1CK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially togging Data ID: semiless read data burst with different data between one burst and the next one according ; DM_n: stable at 1; Bank Address, Bank Group Address, Bank Group Address, Bank Address Inputs: partially togging: Data ID: semiless read data burst with different data between one burst and the next one according ; DM_n: stable at 1; Bank Address, Bank: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern14mAIDD4RROperating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R58014mAIDD4RBOperating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R58014mAIDD4RBOperating Burst Wite Current Command. Address, Bank Group Address, Bank Address Inputs: partially togging: Data ID: seamles write data burst with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all ata between one burst and the next one ; DM_n: stable on partials: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command. Address, Bank Group Address, Bank Address Inputs: partially togging: Data ID: seamles write data burst with different data between one burst and the next one ; DM_n: stab		CKE: Low; External clock: On; tCK, CL: sRefer to Component Datasheet for			
VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0Image: Comparison of Comp	IDD3P	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,	64	8	mA
Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0Image: Constant of the stable at 0Image: Const		Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO:			
Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling : Data IO: seamless read data burst with different data between one burst and the next one according : DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2, ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern56414mAIDD4RAOperating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R58414mAIDD4RBOperating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R58014mAIDD4RBOperating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R58014mAIDD4RBOperating Burst Write Current CKE: High; External clock: On; ICK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: seamless write data burst with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern5208mAIDD4WBOperating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W5008mA		VDDQ; DM_n: stable at 1; Bank Activity: all banks open;			
CKE: Hgh; External clock: On; ICK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling: Data IO: seamless read data burst with different data between one burst and the next one according ; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0.0.1.1.2.2 ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern564144mAIDD4RAOperating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R58414mAIDD4RBOperating Burst Read Current Read DBI enabled3, Other conditions: see IDD4R58014mAIDD4RBOperating Burst Read Current CKE: High; External clock: On; ICK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling: Data IO: seamless write data burst with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2 ; Output Buffer and RTT: Enabled in Mode Registers2; DDT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern5208mAIDD4WBOperating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions; see IDD4W5008mA		Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0			
detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling: Data IO: seamless read data burst with different data between one burst and the next one according ; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2 ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern584144mAIDDARAOperating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDDAR58014mAIDDARBOperating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDDAR58014mAIDDARAOperating Burst Write Current (CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for datai pattern; BL: 81, AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: seamless write data burst with different data between one burst and the next one : DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: (0,1,1,2,2; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern (Datasheet for detail pattern (AL=CL-1)) clasheet for detail pattern (AL=CL-1)5208mA		Operating Burst Read Current			
IDDAR IDDARACommand, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: seamless read data burst with different data between one burst and the next one according ; DM_n: stable at 1; Bank Activity: all banks: 0,0,1,1,2,2, ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern56414MAIDD4RA Read DBI Read DBI enabled3, Other conditions: see IDD4R58414mAIDD4RB Read DBI enabled3, Other conditions: see IDD4R58014mAIDD4RA Read DBI enabled3, Other conditions: see IDD4R58014mAIDD4RA Read DBI enabled3, Other conditions: see IDD4R58014mAIDD4RB Read DBI enabled3, Other conditions: see IDD4R58014mAIDD4RB IDD4RBOperating Burst Read Current (CKE: High; External clock: On; ICK, CL: Refer to Component Datasheet for detai pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Address, Inputs: partially togging ; Data IO: seamless write data burst with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern8mAIDD4WAOperating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W5208mAIDD4WBOperating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W5208mA		CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
IDDAR IDDARAroggling ; Data IC: seamless read data burst with different data between one burst and the next one according ; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2; ; Output Buffer and RTT: Enabled in Mode Registers2; OD Tomponent Datasheet for detail patternF6414mAIDD4RAOperating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R58414mAIDD4RBOperating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R58014mAIDD4RBOperating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R58014mAIDD4RBOperating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R58014mAIDD4RBOperating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: seamless write data burst with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern5208mAIDD4WBOperating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W5008mA		detail pattern; BL: 82; AL: 0; CS_n: High between RD;			
IDD4R data between one burst and the next one according ; DM_n: stable at 1; Bank Activity: all banks: 0,0,1,1,2,2, ; Output Buffer and RTT: Enabled in Mode Registers2; OT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern56414mAIDD4RA LOperating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R58414mAIDD4RB LOperating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R58014mAIDD4RB LOperating Burst Write Current Command, Address, Bank Group Address, Bank Address Inputs: partially toggling : Dtat IO: seamless write data burst with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2, ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component banks open, WR commands cycling through banks: 0,0,1,1,2,2, ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component banks open, WR commands cycling through banks: 0,0,1,1,2,2, ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component batasheet for detail pattern5208mAIDD4WBOperating Burst Write Current (ML=CL-1) AL = CL-1, Other conditions: see IDD4W5008mA		Command, Address, Bank Group Address, Bank Address Inputs: partially			
data between one burst and the next one according ; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2, ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail patternSeat Component Datasheet for detail patternMake Component Datasheet for detail patternIDD4RA IDD4RB Commands QUIRE Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4RS8414mAIDD4RB Read DBI enabled3, Other conditions: see IDD4RS8014mAIDD4RAB Read DBI enabled3, Other conditions: see IDD4RS8014mAIDD4RB Read DBI enabled3, Other conditions: see IDD4RS8014mAIDD4RB Read DBI enabled3, Other conditions: see IDD4RS8014mAIDD4RB IDD4RB Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: seamless write data burst with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: (0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern5208mAIDD4WBOperating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W5008mA		toggling ; Data IO: seamless read data burst with different	564	11	~^^
banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail patternImage: Component Datasheet for detail patternIDD4RAOperating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R58414mAIDD4RBOperating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R580014mAIDD4RBOperating Burst Write Current (KE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: seamless write data burst with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern5208mAIDD4WAOperating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W5008mA	IDD4K	data between one burst and the next one according ; DM_n: stable at 1; Bank	504	14	ША
ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail patternImage: Component Datasheet for detail patternIDD4RAOperating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R58414mAIDD4RBOperating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R58014mAIDD4RBOperating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: seamless write data burst with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: ojo,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern5208mAIDD4WAOperating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W5008mA		Activity: all banks open, RD commands cycling through			
IdealComponent Datasheet for detail patternIdealIdealIdealIDD4RAOperating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4RBB14mAIDD4RBOperating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4RBB14mAIDD4RBOperating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern8%AIDD4WAOperating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W5208mA		banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2;			
IDD4RAOperating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R58414mAIDD4RBOperating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R58014mAIDD4RBOperating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: seamless write data burst with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2, ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern5208mAIDD4WAOperating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W5008mA		ODT Signal: stable at 0; Pattern Details: Refer to			
IDD4RAAL = CL-1, Other conditions: see IDD4R58414mAIDD4RBOperating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4RBBB14mAIDD4RBOperating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: seamless write data burst with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2 ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern8mAIDD4WAOperating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W5208mAIDD4WBOperating Burst Write Current with Write DBI5008mA		Component Datasheet for detail pattern			
AL = CL-1, Other conditions: see IDD4RControl <th< td=""><td></td><td>Operating Burst Read Current (AL=CL-1)</td><td>594</td><td>14</td><td>~^^</td></th<>		Operating Burst Read Current (AL=CL-1)	594	14	~^^
IDD4RB58014mARead DBI enabled3, Other conditions: see IDD4ROperating Burst Write CurrentFead DBI enabled3, Other conditions: see IDD4RAmaOperating Burst Write CurrentCKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: seamless write data burst with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern8MAIDD4WAOperating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W5208mAIDD4WBOperating Burst Write Current with Write DBI5008mA	IDD4KA	AL = CL-1, Other conditions: see IDD4R	564	14	IIIA
Read DBI enabled3, Other conditions: see IDD4RImage: Data of the condition of the c	פעיטטו	Operating Burst Read Current with Read DBI	590	14	m۸
CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Datasheet for detail pattern8888MAIDD4WAOperating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W5208mA	IDD4RD	Read DBI enabled3, Other conditions: see IDD4R	560	14	IIIA
IDD4Wdetail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: seamless write data burst with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2, ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern88MAIDD4WAOperating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W5208mAIDD4WBOperating Burst Write Current with Write DBI5008mA		Operating Burst Write Current			
IDD4WCommand, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: seamless write data burst with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2, ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern5008mAIDD4WAOperating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4WOperating Burst Write Current with Write DBI5008mA		CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
IDD4Wtoggling ; Data IO: seamless write data burst with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2, ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail patternABMAIDD4WAOperating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4WS008mA		detail pattern; BL: 81; AL: 0; CS_n: High between WR;			
IDD4W5008mAdata between one burst and the next one ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2, ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern5008mAIDD4WAOperating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W5008mAIDD4WBOperating Burst Write Current with Write DBI5008mA		Command, Address, Bank Group Address, Bank Address Inputs: partially			
data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2, ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail patternHere is the stable of t		toggling ; Data IO: seamless write data burst with different	500	0	~^^
IDD4WBOperating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4WDescriptionStop8mAIDD4WBOperating Burst Write Current with Write DBI5008mA	100400	data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all	500	0	ША
Signal: stable at HIGH; Pattern Details: Refer to Component Image: Component Image: Component Datasheet for detail pattern Image: Component Image: Component IDD4WA Operating Burst Write Current (AL=CL-1) S20 8 mA IDD4WB Operating Burst Write Current with Write DBI S00 8 mA		banks open, WR commands cycling through banks:			
IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W 520 8 mA IDD4WB Operating Burst Write Current with Write DBI 500 8 mA		0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT			
IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W 520 8 mA IDD4WB Operating Burst Write Current with Write DBI 500 8 mA		Signal: stable at HIGH; Pattern Details: Refer to Component			
IDD4WA 520 8 mA IDD4WB Operating Burst Write Current with Write DBI 500 8 mA		Datasheet for detail pattern			
AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI 500 8 mA		Operating Burst Write Current (AL=CL-1)	E20	0	m (
IDD4WB 500 8 mA		AL = CL-1, Other conditions: see IDD4W	J20	0	ША
		Operating Burst Write Current with Write DBI	E00	0	~ ^
		Write DBI enabled3, Other conditions: see IDD4W	500	ð	ma

DDR4 SODIMM

IDDRIVWrite CRC enabled3, Other conditions: see IDD4WInter <th< th=""><th>IDD4WC</th><th>Operating Burst Write Current with Write CRC</th><th>444</th><th>8</th><th>mA</th></th<>	IDD4WC	Operating Burst Write Current with Write CRC	444	8	mA
IDD4W_par5528mACA Parity enabled3, Other conditions: see IDD4W5528mABurst Refresh Current (1X REF)CKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between78884mAIDD5BREF; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern62468mAIDD5F2Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B50052mAIDD5F4Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B50052mAIDD5F4Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Address; DDT Signal: MIDLEVEL5116mAIDD6ESelf-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data	1004000	Write CRC enabled3, Other conditions: see IDD4W		0	IIIA
CA Parity enabled3, Other conditions: see IDD4WCABurst Refresh Current (1X REF) CKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between REF; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling : Data IO: VDD2; DM_n: stable at 1; Bank Activity: REF command every nRFC ; Output Buffer and RTT: Enabled in Mode Registers2: ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern78884mAIDD5F2Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B62468mAIDD5F4Burst Refresh Current (4X REF) tRFC=tRFC_x2, Other conditions: see IDD5B50052mAIDD5F4Self Refresh Current (AX REF) tRFC=tRFC_x4, Other conditions: see IDD5B50052mAIDD6NSelf Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_cf: LOW; CL: Refresh Current: Extended Temperature Range) TCASE: 0 - 85°C; Low Power Array Self Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL8016mAIDD6EReferesh Current: Extended Tor perature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; C	IDD4W/ par	Operating Burst Write Current with CA Parity	552	Q	m۸
LDD5BCKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between REF; Command, Address, Bank Group Address, Bank Address Inputs: partially togging ; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern7888484mAIDD5F2Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B62468mAIDD5F4Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B50052mAIDD5F4Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_1 and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL8016mAIDD6ESelf-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_1 and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL8016mA	1004W_pai	CA Parity enabled3, Other conditions: see IDD4W	552	0	IIIA
IDD5Bfor detail pattern; BL: 81; AL: 0; CS_n: High between REF; Command, Address, Bank Group Address, Bank Address Inputs: partially togging ; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern78884MAIDD5F2Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B62468mAIDD5F4Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B50052mAIDD5F4Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B50052mAIDD5F4Burst Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL50016mAIDD6ESelf-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n 808016mA		Burst Refresh Current (1X REF)			
IDD5BREF; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern78884mAIDD5F2Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B62468mAIDD5F4Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B50052mAIDD5F4Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B50052mAIDD5F4Burst Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL5016mAIDD6ERefer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL8016mA		CKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet			
IDDSBToggling ; Data 10: VDDQ; DM_n: stable at 1; Bank78884mAActivity: REF command every nRFC ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern62468mAIDDSF2Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B62468mAIDDSF4Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B50052mAIDDSF4Self Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B50052mAIDDSF4Self Refresh Current (AX REF) tRFC=tRFC_x4, Other conditions: see IDD5B50052mAIDDSF4Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer5216mAIDD6Nto Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL5216mAIDD6ESelf-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data8016mA		for detail pattern; BL: 81; AL: 0; CS_n: High between			
toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern62468mAIDD5F2Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B62468mAIDD5F4Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B50052mAIDD5F4Burst Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer5216mAIDD6Nto Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data5216mAIDD6ESelf-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data8016mA		REF; Command, Address, Bank Group Address, Bank Address Inputs: partially	700	94	m۸
Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail patternImage: Component Datasheet for detail patternIDDSF2Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B62468mAIDD5F4Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B50052mAIDD5F4Self Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B50052mAIDD5F4Burst Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL5216mAIDD6ESelf-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data8016mA	10030	toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank	700	04	IIIA
Refer to Component Datasheet for detail patternImage: Component Datasheet for detail patternIDD5F2Burst Refresh Current (2X REF) IRFC=tRFC_x2, Other conditions: see IDD5B62468mAIDD5F4Burst Refresh Current (4X REF) IRFC=tRFC_x4, Other conditions: see IDD5B50052mAIDD5F4Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL5016mAIDD6ESelf-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data8016mA		Activity: REF command every nRFC ; Output Buffer and RTT: Enabled in Mode			
IDD5F2Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B62468mAIDD5F4Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B50052mAIDD5F4Self Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B50052mAIDD5F4Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer5216mAIDD6NKomponent Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL5216mAIDD6ERefer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL8016mA		Registers2; ODT Signal: stable at 0; Pattern Details:			
IDD5F2tRFC=tRFC_x2, Other conditions: see IDD5B62468mAIDD5F4Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B50052mASelf Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer5216mAIDD6Nto Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL5216mAIDD6ESelf-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data8016mA		Refer to Component Datasheet for detail pattern			
IDD5F2tRFC=tRFC_x2, Other conditions: see IDD5B62468mAIDD5F4Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B50052mASelf Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer5216mAIDD6Nto Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL5016mAIDD6ESelf-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data8016mA		Burst Refresh Current (2X REF)			
IDD5F4tRFC=tRFC_x4, Other conditions: see IDD5B50052mAIDD5F4Self Refresh Current: Normal Temperature RangeTCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#; LOW; CL: ReferIDD6Nto Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVELIDD6ESelf-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data8016mA	IDD5F2		624	68	mA
IDD5F4tRFC=tRFC_x4, Other conditions: see IDD5B50052mAIDD5F4Self Refresh Current: Normal Temperature RangeTCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#; LOW; CL: ReferIDD6Nto Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVELIDD6ESelf-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data8016mA					
IRFC=tRFC_x4, Other conditions: see IDD5BImage: Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: ReferImage: Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: ReferImage: Self Refresh Current: Self Refresh Current: BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVELSelf-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL:8016mAIDD6ERefer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data8016mA		Burst Refresh Current (4X REF)	500	50	
TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: ReferAddressAd	IDD5F4	tRFC=tRFC_x4, Other conditions: see IDD5B	500	52	ma
Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer5216mAIDD6Nto Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL5216mASelf-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data8016mA		Self Refresh Current: Normal Temperature Range			
IDD6Nto Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL5216mASelf-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data8016mA		TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE:			
Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVELSelf-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data8016mA		Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer			
High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVELSelf-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL:8016mAIDD6ERefer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data8016mA	IDD6N	to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command,	52	16	mA
and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Image: Composition of the image		Address, Bank Group Address, Bank Address, Data IO:			
IDD6E Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data		High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer			
TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data		and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL			
Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data		Self-Refresh Current: Extended Temperature Range)			
IDD6E Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data 80 16 mA		TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE:			
IDD6E Command, Address, Bank Group Address, Bank Address, Data 80 16 mA	IDD6E	Low; External clock: Off; CK_t and CK_c: LOW; CL:			
Command, Address, Bank Group Address, Bank Address, Data		Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n,	00	40	
IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh		Command, Address, Bank Group Address, Bank Address, Data	80	10	mA
		IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh			
operation; Output Buffer and RTT: Enabled in Mode		operation; Output Buffer and RTT: Enabled in Mode			
Registers2; ODT Signal: MID-LEVEL		Registers2; ODT Signal: MID-LEVEL			

IDD6R	Self-Refresh Current: Reduced Temperature Range TCASE: 0 - TBD (~35-45)°C; Low Power Array Self Refresh (LP ASR) : Reduced4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MID-LEVEL	40	16	mA
IDD6A	Auto Self-Refresh Current TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Auto4;Partial Array Self-Refresh (PASR): Full Array; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Auto Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MID-LEVEL	80	16	mA
IDD7	Operating Bank Interleave Read Current CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: CL-1; CS_n: High between ACT and RDA; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; DataIO: read data bursts with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: two times interleaved cycling through banks (0, 1,7) with different addressing; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	760	44	mA
IDD8	Maximum Power Down Current TBD	24	8	mA

"Reference only, the actual will be lower than it."

Clock Timing				
Parameter	Symbol	MIN	MAX	Units
Minimum Clock Cycle Time (DLL off mode)	tCK (DLL_OFF)	8	20	ns
Average Clock Period	tCK(avg)	0.938	<1.071	ns
Average high pulse width	tCH(avg)	0.48	0.52	tCK(avg)
Average low pulse width	tCL(avg)	0.48	0.52	tCK(avg)
Absolute Clock Period	tCK(abs)	tCK(avg)min + tJIT(per)min_ to t	tCK(avg)m ax + tJIT(per)m ax_tot	tCK(avg)
Absolute clock HIGH pulse width	tCH(abs)	0.45	-	tCK(avg)
Absolute clock LOW pulse width	tCL(abs)	0.45	-	tCK(avg)
Clock Period Jitter- total	JIT(per)_tot	-47	47	ps
Clock Period Jitter- deterministic	JIT(per)_dj	-23	23	ps
Clock Period Jitter during DLL lock-ing period	tJIT(per, lck)	-38	38	ps
Cycle to Cycle Period Jitter	tJIT(cc)_to-tal	9	4	ps
Cycle to Cycle Period Jitter during DLL locking period	tJIT(cc, lck)	7	5	ps
Cumulative error across 2 cycles	tERR(2per)	-69	69	ps
Cumulative error across 3 cycles	tERR(3per)	-82	82	ps
Cumulative error across 4 cycles	tERR(4per)	-91	91	ps
Cumulative error across 5 cycles	tERR(5per)	-98	98	ps
Cumulative error across 6 cycles	tERR(6per)	-104	104	ps
Cumulative error across 7 cycles	tERR(7per)	-109	109	ps

				1
Cumulative error across 8 cycles	tERR(8per)	-113	113	ps
Cumulative error across 9 cycles	tERR(9per)	-117	117	ps
Cumulative error across 10 cycles	tERR(10per)	-120	120	ps
Cumulative error across 11 cycles	tERR(11per)	-123	123	ps
Cumulative error across 12 cycles	tERR(12per)	-126	126	ps
Cumulative error across 13 cycles	tERR(13per)	-129	129	ps
Cumulative error across 14 cycles	tERR(14per)	-131	131	ps
Cumulative error across 15 cycles	tERR(15per)	-133	133	ps
Cumulative error across 16 cycles	tERR(16per)	-135	135	ps
Cumulative error across 17 cycles	tERR(17per)	-137	137	ps
Cumulative error across 18 cycles	tERR(18per)	-139	139	ps
Cumulative error across n = 13, 14 49, 50 cycles	tERR(nper)	tERR(nper)min = ((1 + 0.68ln(n)) * tJIT(per)_total min) tERR(nper)max = ((1 + 0.68ln(n)) * tJIT(per)_total max)		ps
Command and Address setup time to CK_t, CK_c referenced to Vih(ac) / Vil(ac) levels	tIS(base)	80	-	ps
Command and Address setup time to CK_t, CK_c referenced to Vref levels	tlS(Vref)	180	-	ps
Command and Address hold time to CK_t, CK_c referenced to Vih(dc) / Vil(dc) levels	tIH(base)	105	-	ps
Command and Address hold time to CK_t, CK_c referenced	tIH(Vref)	180	-	ps

to Vref levels				
Control and Address Input	tIPW	460	_	ps
pulse width for each input		-00	-	دم
Command and Address Timing				
Parameter	Symbol	MIN	MAX	Units
CAS_n to CAS_n command	tCCD_L	max(5 nCK,	_	nCK
delay for same bank group		5.625 ns)	-	IICK
CAS_n to CAS_n command	tCCD_S	4	_	nCK
delay for different bank group		4	-	IICK
ACTIVATE to ACTIVATE		Max(4nCK,5.		
Command delay to different	tRRD_S(2K)	3ns)	-	nCK
bank group for 2KB page size		5115)		
ACTIVATE to ACTIVATE		Max(4nCK,3.		
Command delay to different	tRRD_S(1K)		-	nCK
bank group for 2KB page size		7ns)		
ACTIVATE to ACTIVATE				
Command delay to different		Max(4nCK,3.		- CK
bank group for 1/ 2KB page	tRRD_S(1/ 2K)	7ns)	-	nCK
size				
ACTIVATE to ACTIVATE		May/AnCK 6		
Command delay to same bank	tRRD_L(2K)	Max(4nCK,6.	-	nCK
group for 2KB page size		4ns)		
ACTIVATE to ACTIVATE				
Command delay to same bank	tRRD_L(1K)	Max(4nCK,5.	-	nCK
group for 1KB page size		3ns)		
ACTIVATE to ACTIVATE				
Command delay to same bank	tRRD_L(1/ 2K)	Max(4nCK,5.	-	nCK
group for 1/2KB page size		3ns)		
Four activate window for 2KB	+EANA/ 21/	Max(28nCK,3		20
page size	tFAW_2K	Ons)	-	ns
Four activate window for 1KB	+EANA/ 11/	Max(20nCK,2		20
page size	tFAW_1K	1ns)	-	ns
Four activate window for	+5000 401	Max(16nCK,1		25
1/2KB page size	tFAW_1/2K	5ns)	-	ns
Delay from start of internal		may/2mCK 2		
write transaction to internal	tWTR_S	max(2nCK,2.	-	
read com-mand for different		5ns)		

L 1				
bank group				
Delay from start of internal write transaction to internal read com-mand for same bank group	tWTR_L	max(4nCK,7. 5ns)	-	
Internal READ Command to PRE-CHARGE Command delay	tRTP	max(4nCK,7. 5ns)	-	
WRITE recovery time	tWR	15	-	ns
Write recovery time when CRC and DM are enabled	tWR_CRC _DM	tWR+max (5nCK,3.75ns)	-	ns
delay from start of internal write transaction to internal read com-mand for different bank group with both CRC and DM enabled	tWTR_S_C RC_DM	tWTR_S+ma x (5nCK,3.75ns)	-	ns
delay from start of internal write transaction to internal read com-mand for same bank group with both CRC and DM enabled	tWTR_L_C RC_DM	tWTR_L+max (5nCK,3.75ns)	-	ns
DLL locking time	tDLLK	768	-	nCK
Mode Register Set command cycle time	tMRD	8	-	nCK
Mode Register Set command up-date delay	tMOD	max(24nCK,1 5ns)	-	
Multi-Purpose Register Recovery Time	tMPRR	1	-	nCK
Multi Purpose Register Write Re-covery Time	tWR_MPR	tMOD (min) + AL + PL	-	-
Auto precharge write recovery + precharge time	tDAL(min)	Programmed WR + roundup (tRP / tCK(avg))		nCK
DQ0 or DQL0 driven to 0 set-up time to first DQS rising edge	tPDA_S	0.5	-	UI
DQ0 or DQL0 driven to 0 hold time from last DQS fall-ing	tPDA_H	0.5	-	UI

edge						
CS_n to Command Address Late	CS_n to Command Address Latency					
CS_n to Command Address Laten-cy	tCAL	4	-	nCK		
DRAM Data Timing						
DQS_t,DQS_c to DQ skew, per group, per access	tDQSQ	-	0.16	tCK(avg) /2		
DQ output hold time from DQS_t,DQS_c	tQH	0.76	-	tCK(avg) /2		
Data Valid Window per device: tQH - tDQSQ for a device	tDVWd	0.64	-	UI		
Data Valid Window per device, per pin: tQH - tDQSQ each device's out-put	tDVWp	0.69	-	UI		
Data Strobe Timing						
DQS_t, DQS_c differential READ Preamble	tRPRE	0.9		tCK		
DQS_t, DQS_c differential READ Postamble	tRPST	0.33	-	tCK		
DQS_t,DQS_c differential output high time	tQSH	0.4	-	tCK		
DQS_t,DQS_c differential output low time	tQSL	0.4	-	tCK		
DQS_t, DQS_c differential WRITE Preamble	tWPRE	0.9	-	tCK		
DQS_t, DQS_c differential WRITE Postamble	tWPST	0.33	-	tCK		
DQS_t and DQS_c low-impedance time (Referenced from RL-1)	tLZ(DQS)	-360	180	ps		
DQS_t and DQS_c high-impedance time (Referenced from RL+BL/2)	tHZ(DQS)	-	180	ps		
DQS_t, DQS_c differential input low pulse width	tDQSL	0.46	0.54	tCK		
DQS_t, DQS_c differential	tDQSH	0.46	0.54	tCK		

2008©Innodisk Corp. All rights reserved Innodisk Corp. reserves the right to change the Products and Specification without notices.

input high pulse width					
DQS_t, DQS_c rising edge to					
CK_t, CK_c rising edge (1 clock	tDQSS	-0.27	0.27	tCK	
preamble)					
DQS_t, DQS_c falling edge					
setup time to CK_t, CK_c	tDSS	0.18	-	tCK	
rising edge					
DQS_t, DQS_c falling edge					
hold time from CK_t, CK_c	tDSH	0.18	-	tCK	
rising edge					
DQS_t, DQS_c rising edge					
output timing locatino from	tDQSCK (DLL On)	-180	180	ps	
rising					
DQS_t, DQS_c rising edge					
output variance window per	tDQSCKI (DLL On)		310	ps	
DRAM				•	
MPSM Timing					
Command path disable delay		tMOD(min) +			
upon MPSM entry	tMPED	tCPDED(min)	-		
Valid clock requirement after		tMOD(min) +			
MPSM entry	tCKMPE	tCPDED(min)	-		
Valid clock requirement					
before MPSM exit	tCKMPX	tCKSRX(min)			
Exit MPSM to commands not					
requiring a locked DLL	tXMP	txs(imin)			
Exit MPSM to commands		tXMP(min) +			
requiring a locked DLL	tXMPDLL	tXSDLL(min)			
		tlSmin +			
CS setup time to CKE	tMPX_S	tlHmin	-		
Calibration Timing					
Power-up and RESET					
calibration time	tZQinit	1024	-	nCK	
Normal operation Full					
	tZQoper	512	-	nCK	
calibration time					
Normal operation Short	tZQCS	128	-	nCK	
calibration time					
Reset/Self Refresh Timing					

Exit Reset from CKE HIGH to a valid command	command tXPR	max (5nCK,tRFC(min)+ 10ns)	-	
Exit Self Refresh to commands not requiring a locked DLL	tXS	tRFC(min)+1 Ons	-	
SRX to commands not requiring a locked DLL in Self Refresh ABORT	tX-S_ABORT(min)	tRFC4(min)+ 10ns	-	
Exit Self Refresh to ZQCL,ZQCS and MRS (CL,CWL,WR,RTP and Gear Down)	tXS_FAST (min)	tRFC4(min)+ 10ns	-	
Exit Self Refresh to commands re-quiring a locked DLL	tXSDLL	tDLLK(min)	-	
Minimum CKE low width for Self re-fresh entry to exit timing	tCKESR	tCKE(min)+1 nCK	-	
Minimum CKE low width for Self re-fresh entry to exit timing with CA Parity enabled	tCKESR_ PAR	tCKE(min)+ 1nCK+PL	-	
Valid Clock Requirement after Self Refresh Entry (SRE) or Power- Down Entry (PDE)	tCKSRE	max(5nCK,10 ns)	-	
Valid Clock Requirement after Self Refresh Entry (SRE) or Power- Down when CA Parity is enabled	tCKS-RE_PAR	max (5nCK,10ns) +PL	-	
Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	tCKSRX	max(5nCK,10 ns)	-	
Power Down Timing				
Exit Power Down with DLL on to any valid command;Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL	tXP	(4nCK,6ns)	-	

August 2020

CKE minimum pulse width	tCKE	max (3nCK, 5ns)	-	
Command pass disable delay	tCPDED	4	-	nCK
Power Down Entry to Exit Timing	tPD	tCKE(min)	9*tREFI	
Timing of ACT command to Power Down entry	tACTPDEN	2	-	nCK
Timing of PRE or PREA command to Power Down entry	tPRPDEN	2	-	nCK
Timing of RD/RDA command to Power Down entry	tRDPDEN	RL+4+1	-	nCK
Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRPDEN	WL+4+(tWR/ tCK(avg))	-	nCK
Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRAPDEN	WL+4+WR+1	-	nCK
Timing of WR command to Power Down entry (BC4MRS)	tWRP-BC4DEN	WL+2+(tWR/ tCK(avg))	-	nCK
Timing of WRA command to Power Down entry (BC4MRS)	tWRAP-BC4DEN	WL+2+WR+1	-	nCK
Timing of REF command to Power Down entry	tREFPDEN	2	-	nCK
Timing of MRS command to Power Down entry	tMRSPDEN	tMOD(min)	-	
PDA Timing				
Mode Register Set command cycle time in PDA mode	tMRD_PDA	max(16nCK,1 Ons)		
Mode Register Set command up-date delay in PDA mode	tMOD_PDA	tMOD		
ODT Timing				
Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	tAONAS	1.0	9.0	ns
Asynchronous RTT turn-off delay (Power-Down with DLL	tAOFAS	1.0	9.0	ns

2008©Innodisk Corp. All rights reserved Innodisk Corp. reserves the right to change the Products and Specification without notices.

frozen)				
RTT dynamic change skew	tADC	0.3	0.7	tCK(avg)
Write Leveling Timing				
First DQS_t/DQS_n rising edge				
af-ter write leveling mode is	tWLMRD	40	-	nCK
pro-grammed				
DQS_t/DQS_n delay after				
write lev-eling mode is	tWLDQSEN	25	-	nCK
programmed				
Write leveling setup time				
from rising CK_t, CK_c				
crossing to rising	tWLS	0.13	-	tCK(avg)
DQS_t/DQS_n crossing				
Write leveling hold time from				
rising DQS_t/DQS_n crossing	tWLH	0.13	-	tCK(avg)
to rising CK_t, CK_ crossing				
Write leveling output delay	tWLO	0	9.5	ns
Write leveling output error	tWLOE			ns
CA Parity Timing				
Commands not guaranteed to				
be executed during this time	tpar_un-known	-	PL	
Delay from errant command			Discas	
to ALERT_n assertion	tPAR_ALER T_ON	-	PL+6ns	
Pulse width of ALERT_n signal		64	120	nCK
when asserted	tPAR_ALER T_PW	64	128	nCK
Time from when Alert is				
asserted till controller must				
start providing DES	tPAR_ALER T_RSP	-	57	nCK
commands in Persistent CA				
parity mode				
Parity Latency	PL	4		nCK
CRC Error Reporting				
CRC error to ALERT_n latency	tCRC_ALER T	3	13	ns
CRC ALERT_n pulse width	CRC_ALER T_PW	6	10	nCK
tREFI				
tRFC1 (min)	2Gb	160	-	ns



	4Gb	260	-	ns
	8Gb	350	-	ns
	16Gb	550	-	ns
	2Gb	110	-	ns
tRFC2 (min)	4Gb	160	-	ns
trfC2 (min)	8Gb	260	-	ns
	16Gb	350	-	ns
	2Gb	90	-	ns
tRFC3 (min)	4Gb	110	-	ns
	8Gb	160	-	ns
	16Gb	260	-	ns



10. PACKAGE DIMENSION

- (2GB, 1 Rank 256Mx16 DDR4 base SODIMM)



Note: All dimensions are in millimeters (mils) and should be kept within a tolerance of ± 0.15 (6), unless otherwise specified.

11. RoHS Declaration



12. REACH Declaration

	Tel:(02)7703-3000 Fax:(02) 7703-3555 Internet: http://www.innodisk.co
	We hereby confirm that the product(s) delivered to
	Innodisk P/N Description
	All Innodisk DRAM Products DDR Series
	contain(s) no hazardous substances or constituents exceeding the defined threshold 0.1 % by weight in homogenous material if not otherwise specified, as described in the candidate list table currently including 201 substances and shown on the ECHA website (<u>http://echa.europa.eu/de/candidate-list-table</u>).
Ø	contain(s) one or more hazardous substances or constituents exceeding 0.1 % by weight in homogenous material if not otherwise specified in candidate list table. Where the threshold value is exceeded, the substances in question are to be declared in accompanying <u>Appendix A</u> .
	Comply with REACH Annex XVII. Guarantor mpany name 公司名稱: <u>Innodisk Corporation</u> 宜鼎可解的。 mpany Representative 公司代表人: <u>Randy Chicu 簡川勝</u>
~	mpany Representative Title 公司代表人職稱: 在 Thairman 董事長
Cor	

Revision Log

Rev	Date	Modification
0.1	20 th August 2020	Preliminary Edition
1.0	20 th August 2020	Official Released

Rev 1.0